
Chapter 9: Development tools

- · Development tools for embedded systems must address some interesting and unique challenges
- Let's explore by considering a "native tool chain" tools that run on the host and prepare a program to run on the host
- We'll then explore the differences of embedded tools that run on the host and prepare a program for a different target



- files to machine instructions,
- Linker: resolves addresses of different object files in terms of offsets from base
- virtual memory): loads program, modifies absolute addresses in executable based on actual starting location in

Linker

- · Determines addresses of labels that assembler could not resolve Obvious: extern functions and variables
 - Less obvious: addresses for symbols in same file


50.


500


- Assembler will have marked instructions that require "fix-ups" Includes all references to labels with unknown addresses
- Linker combines files, determines memory layout
 - Also "fixes" address references that assembler could not take care of
 - Linker throws error if any label or symbol not defined in combined files

.

60.








Virtual memory


Advantages


- Allows for multiple processes, provides protection from other processes
- User code thinks it has entire memory space to itself
- Programs are written, compiled and run without any concern about
 - where they will be placed in physical memory
- No need to adjust memory addresses when program is loaded
 Virtual memory can be larger than physical memory (DRAM)
- Disadvantages:
- Disauvantage


7


- Increases complexity of hardware and OS
- High runtime overhead (page faults, translation buffer misses)











Segments

- Each segment can be placed as a unit at desired memory address
- · Examples:

5**0**...

- Special "Start Code" segment can automatically be placed where processor begins execution after reset. (Typically main() in C code)
- Interrupt vector table can be placed where CPU requires it
- Code segments can be placed in ROM
- Constant data segments can be placed in ROM
- Variable data segments can be placed in RAM


Segment creation


- Created automatically by compiler
 - Also happens in desktop systems, but usually transparent to user
- In assembly files, programmer must specify segments
 - Assemblers not sophisticated enough to manage automatically
 - Naming should be consistent with compiler-generated segments


425 E19


- · All systems have similar categories of segments
 - Actual names depend on tools and developer

BO










Other initialization issues

- Can we assume that global variables are always initialized to 0?
 - $-\ C$ standard specifies this, but not true of all embedded tools
 - Startup code may be inserted to clear memory, but dangerous to assume that this is always done
- Where are strings stored?
 - Example: char *sMSg = "Reactor is melting!";
- Initial value is in ROM; can stay there if all accesses are reads
- But what if string is modified?
- Perfectly legal C: strcpy (&sMsg[11], "OK");
- Cross-compilers deal with this problem in different ways
- · Probably a good idea to see how it is handled in your system



One more complication

- RAM is often faster than flash and ROM, so better performance may be
 obtained by executing program in RAM
- Requires startup code that copies code segments from ROM to RAM, then transfers control to code in RAM
- · Consider new challenge for locator:

.

D.

- Build a program that is stored at one address (in ROM), but will run correctly at a different address (in RAM)
- Tricky: requires support from development system to (1) construct programs this way and (2) to insert code to perform the copy at start up

9.3: How does program get to target?

- · Several alternatives:
 - Write it to flash memory on target
 - Program a PROM chip, then insert into socket on target system
 - Use a ROM emulator
 - Use an in-circuit emulator (ICE)


50 au


Flash


- · Flash memory is field programmable
 - Host can connect to target, reprogram flash without pulling and reinserting chips, bending pins, etc.
 - Requires special program on target that receives new program from host via communication link and writes it to flash
 - Tricky: this program cannot run in flash while flash is being updated, so
 - program must copy itself from flash to RAM before executing
 - Locator will have built program to run at original location in flash, but it has to run correctly in new location in RAM

Flash and field upgrades


- Product code fixes can be expensive
 - Product must be physically present to upgrade memory, or customer must be able to cause firmware upgrade in the field
- Some products are obvious candidates for upgrading in field
- Cell phones
 - Satellite/cable TV receivers
- Digital radios
- Tricky: what if communication link fails during update?
 - Disaster if neither old nor new code worksHow can designers ensure this never happens?










- Device plugs into memory socket, looks like ROM to target
- Host can easily make changes to memory that target sees
- Particularly convenient during development and debugging
- In shipped system, ROM will be inserted into memory socket









Top 10

8. Priority inversion

Problem: Arises using RTOS with fixed task priorities; high-priority task misses deadline because lower-priority task holds resource exclusively, and medium priority task has CPU.

Solution: Use RTOS with priority-inversion work-around (e.g. priority inheritance), call only appropriate routines.

7. Deadlock

Problem: Circular dependency blocks multiple tasks. Solution: Never attempt or require simultaneous acquisition of multiple exclusive resources; alternately, acquire exclusive resources in same order system-wide.

Top 10

6. Memory leak

Problem: Systems with dynamic memory allocation that fail to return all blocks of memory to available pool; eventually system runs out of free space.

Solution: Ensure that every allocated object has a designated destroyer to free memory it uses; follow a clear ownership pattern for all objects.

5. Heap fragmentation

Problem: Heap (pool used by dynamic memory allocator) consists only of smaller, non-adjacent fragments after many allocations and deletions. Next allocation request fails, even though nemory is available. Solution: Avoid use of the heap; if dynamic memory allocation is required,

make all requests the same size, or use memory pools of fixed size blocks.

Top 10

Problem: Stack size can't handle <u>rare</u> worst-case needs. Testing cannot guarantee that stacks are big enough. Overflow clobbers arbitrary data or instructions.

Solution: Perform detailed static analysis of control flow; repeat every time code changes. Also, fill stacks with specific pattern, have supervisor task test to ensure no changes above high-water mark.

3. Missing **volatile** keyword


4. Stack overflow


ጉ.


Problem: Failure to tag certain variables as **volatile** changes system behavior with compiler optimization.


Solution: Use for all shared globals, pointers to memory-mapped peripherals, and delay loop counters.

19 8:33









- Target hardware may not be available or stable early on while code is being written and debugged
- Difficult to generate all pathological timing scenarios


 Impossible to test all combinations, and difficult to know which combinations could cause a problem
- Some bugs can be virtually impossible to reproduce
- Caused by specific event sequence and timing


- Very hard to generate using standard software test suites
- Embedded systems generally lack detailed logging capabilities to identify cause of failures


Testing


- Conclusion: can't rely on extensive testing on target system
 You'll inevitably do some, but it can't be your main plan of attack
- What else can you do?
- How about testing on the host?
 - Debugging and testing is more convenient, but full code won't run
 - Timing is altered, so not much help with race-condition/shared-data bugs
 - Still, more useful than one might think
- · Let's consider two ways to test embedded software on the host system

SA.....









Testing the system


- Important to use a scripting mechanism for convenience
 - Scaffold code reads script file that tells it what events to generate
 - General form: take this action (call this HI function) with these parameters at this time
 Challenge: events are platform specific, so custom script "language" is needed
- Good news: it is not difficult to create simple parser that reads files and generates specified function calls
 - Even simple tools can be very effective


<u>.</u>


- Well worth the effort to consider testing in design phase, and to build tools that make testing easier
- For ease of use, scaffold code can output results interleaved with script input – Makes it easy to follow actions and confirm correct operation


Script file example

Frame arrives (beacon with no element)
Dat Src Ctrl Typ Stn Timestamp
mr/56 ab 01234566789ab 30 00 6a6a · For cordless bar-code scanner Each command causes scaffold code to . call an interrupt routine expires again ation process should fail) kt0: call timer interrupt routine me passes ---re should retry se the association frame kn: calls another timer routine a # Another beacon frame arrives # Dst Src Ctrl Typ Stn Timestam mr/56 ab 01234566789ab 30 00 6a6a specified number of times time passes Id NOT send another association until mr: writes data into memory (as if received via radio) and calls radio interrupt routine ckoff timeout expires stem should send association frame)









Testing on the host: method 2


- · Use an instruction set simulator that runs on host
- Uses actual binary image that will run on the target, as constructed by cross-compiler and linker/locator
 - Avoids portability problems with word-size, endianness, etc.
 - Tests both assembly and C code


50.

· What capabilities must the simulator have to be useful?

Section 10.3: assert macros Low cost technique that catches lots of bugs Sprinkle "assert" macro calls throughout code: assert (pFrame != NULL); assert (pFr

- If condition is true, nothing happens. If false, output is generated, generally halting execution. Example:
- Assertion failed: ptr != 0, file foo.c, line 27 Abort (coredump)
- Implemented as macros so they can be turned off (#undef debug) and thus
 generate no code in shipped product





25 F19 8:5

Assertions in embedded systems

- · Particularly useful in development and when testing on host
- Harder to use on target system: typically has no screen to write "bad_assertion" message to
- Things you could do when assertion fails:
 - Make machine enter some easily detected state. Examples:
 Turn off interrupts, spin in loop
 - Turn on special pattern of LEDs
 - Write one or more special error codes to a specific memory location
 Values could then be determined with a logic analyzer
 - Cause emulator or target debugger to stop execution somehow
 - · Could execute an illegal instruction, for example

Section 10.4: Using other tools

• Quote from text:



- You can probably relate, but worse on "real" projects due to limited visibility into target system
- What do you do? Bring in the heavy-duty tools
- Volt meters, ohm meters, oscilloscopes, logic analyzers
- Not part of typical programmers tool set!
- What can each of these do for you and what are their limitations?

Volt meters, ohm meters, multi-meters

• Is the hardware working?

ጉ.

- Do all chips in the circuit have power?
- Is there a broken lead?
- Is the wiring possibly incorrect?
- Is a fuse blown?
- Is everything connected that should be?
- Is something connected that shouldn't be?

Oscilloscopes

- Graphs voltage vs. time, potentially multiple signals
 Can select trigger to start operation
- Typical questions that can be answered:
 - Is anything running?
 - Is processor getting a decent clock input?
 - Is memory getting chip-enable signals?
 - Are output signals reasonable?
 - Is there a loading problem or a bus fight?

60.

Logic analyzers


- Captures logical signals, stores in memory, graphs on screen

 Can record many signals simultaneously up to several hundred if you have \$ and patience!
- Typical operation: trigger on symptom of problem, then look backward through captured data to find cause
 - Triggering mechanism can be very complex
- Timing mode: samples at fixed frequency
 - Captures data without reference to signals it records
 - State mode: captures based on events observed in system
 - Typical use: record what instructions executed, what addresses accessed

In-circuit emulators

- Hardware emulator that plugs into CPU socket, appears to target
 system as regular microprocessor
- Programmable, controlled by host
- Functionality similar to desktop debugger:
- Set breakpoints
- Single-step
- Dump register and memory contents
- Often includes overlay memory that can be used instead of actual memory in the target system
 - Overlays specify subset of memory, RAM or ROM
 - On memory accesses in specified ranges, emulator uses overlay

67



- Small debugging program in ROM on target system
 - Receives software over serial line, copies to RAM, and causes it to run - Provides debugging interface on host
 - Removed in final product
- · Typical functionality from interface on host:

 - Set breakpoints
 Examine memory and registers
- Typical methodology:

- Compile code and download to target via monitor
- Set breakpoints, run, and debug on target
- · Requires no hardware modifications other than connection to host
 - Limitations: timing changed, breakpoints problematic in real-time systems, hardware breakpoint support required for code in flash

Trends making testing more difficult

- · Pins on chips are getting closer
- Harder to attach logic analyzers, oscilloscopes
- ASICs, FPGAs are replacing many simpler parts - Much more internal state that can't be observed externally
- · Microprocessors with on-chip caches
 - You can't monitor accesses to internal cache
 - You can typically turn caches off, but this changes execution timing

425 F19 8:62

- Caches, pipelines complicate execution timing

BO

25 F19 8