
### One more thing...

- YAK kernel functions must be reentrant
- What does this mean, and why is it important?
- Let's revisit the shared-data problem


57


<u>60.</u>


- $-\,$  We saw the problem between ISRs and task code
- New, but not a surprise: the problem arises between RTOS tasks
- Tasks often share data and helper functions, and inconsistency can occur if shared data is accessed non-atomically
- · Let's revisit how memory is used with an RTOS


































- Possible hardware problems with non-reentrant code:
  - Garbled output on printer or screen
  - Garbled transmission over wireless link
- Interleaved use of hardware by tasks is problematic
   Related problems will not arise if code is reentrant
- Reentrant code requirement:
- Use of hardware must be atomic
- Code must finish each hardware "transaction" that it starts before something else can use the hardware


















# Subtle cases


- What if the only global variable access is increment?
  - Is access to x for x++ necessarily atomic?
    - Likely to be on 8086 unless operand size is 32-bits!
    - · Will not be on many embedded platforms
  - Best practice: use approach that works for all target platforms
     Little downside to adding *short* critical sections
- What if only access to global variable is a read?
  - Is access to x for y = x necessarily atomic?
  - Not for 16-bit value on 8-bit architecture, etc.




































Semaphores vs. disabling interrupts
What are advantages of each approach?
How does each affect response time of system?
Which is easiest to use?
Which is more bug-prone?
Observations:

Disabling interrupts has less overhead but affects entire system
Semaphore is more targeted, but has more runtime overhead
Disabling interrupts more easily understood



## Discussion and questions

#### · Operational notes:


- OS prefix indicates kernel functions (in  $\mu C/OS$ )
- Overall functionality similar to YAK
- Semaphore pointer initialized, then used with pend and post
- OS\_EVENT struct represents semaphore
- Questions:


**.** 

- What is WAIT\_FOREVER parameter in pend?
- How was semaphore created?
- What does initialization value of 1 mean?
- Can anything go wrong with this code?

# The problem

- Can't guarantee that semaphore will be initialized before first pend call that uses it. (Why?)
- "If you write embedded code that relies on this kind of thing, you will chase mysterious bugs for the rest of your career."
- · Best practice?
  - Put semaphore initialization call in main, where it is guaranteed to execute before call to OSStart, and therefore before <u>any</u> task runs.






## Using semaphores

- How does the RTOS know which semaphore protects which data?
  - Actually, it has no knowledge of this


D.


- RTOS does not know what semaphore protects, so it cannot enforce program-specific rules of semaphore usage
- · Correct usage is responsibility of application programmer: - Must create each semaphore, initialize to proper value, and use consistently throughout code
- Semaphores are only as good as the application programmer using them







# Potential errors with semaphores














### Deadlock

Definition: a situation wherein two or more competing actions are waiting for the other to finish, and thus neither ever does

Also called deadly embrace

#### Deadlock can occur only if four conditions are met:

- 1. Mutual exclusion: a resource is either available or assigned to a task
- 2. Hold and wait: tasks already holding a resource may request new resources
- 3. No preemptive stealing: only a task holding a resource may release it
- Circular wait: two or more tasks form a circular chain where each process waits for a resource that the next process in the chain holds ("Coffman conditions", 1971)
- ( -----

### Legislated deadlock

When two trains approach each other at a crossing, both shall come to a full stop and neither shall start up again until the other has gone.

> Satirical summary of law said to have been passed by a state legislature under the control of the "Know-Nothing" party


D.


#### Livelock

- · Similar to deadlock in that no progress is made
  - Key difference: state of the tasks involved constantly change with respect to each other, none progressing
- Real-world approximation:
  - Two people meet in narrow corridor, and both move to same side to let the other pass; both repeatedly switch to the other side, but they do so at the same time – both are stuck
- · Conceptually, could result from trying to avoid deadlock:
  - Could allow tasks to detect that second desired semaphore is held by another task, so they release the first and start again
  - Conceptually possible to stay in sync so neither makes progress

### Starvation

- Occurs when a task is perpetually denied necessary resources such as CPU time or memory
  - The task can never do what it needs to do
- What is responsible for avoiding CPU starvation with conventional OS?
  - The OS scheduler should ensure that each process gets its turn
- What is responsible for avoiding CPU starvation with RTOS? – Application code
  - What can developer change if one or more tasks are starved?








- Response time: affects all tasks, but not ISRs
- · Available in many RTOSs (not in YAK, but would be easy to add)


### Calling restrictions on kernel functions


- ISRs must never call kernel routines that might block caller
   Examples: delay, pend
- But ISRs are allowed to call post functions
   Assumes that post functions never block the caller
- · Tasks have no comparable restrictions on functions they can call
- Thought experiment:
  - What would happen if ISR did pend on semaphore in our kernels?
  - Key insight: pend code assumes that it has been called by a task












- · Consider this scenario:
  - Task B interrupted, handler calls YKSemPost
  - YKSemPost calls scheduler at end
  - Scheduler decides to run Task A, calls dispatcher
- Is this a problem?
  - Yes! ISR has not finished: EOI command not executed, nesting level
  - count not updated
- Solution?


50

- In YAK, do not call scheduler from YKSemPost if in ISR
- Applies to all post routines
- In scenario on previous slide, when should scheduler be called?



Preemption in YAK			
• Which of these YAK kernel scheduler in their source co	I functions must include a call to the de?		
– YKNewTask	– YKScheduler		
<ul> <li>YKDelayTask</li> </ul>	<ul> <li>YKDispatcher</li> </ul>		
<ul> <li>YKInitialize</li> </ul>	<ul> <li>YKTickHandler</li> </ul>		
– YKRun	<ul> <li>YKSemCreate</li> </ul>		
<ul> <li>YKEnterMutex</li> </ul>	– YKSemPend		
<ul> <li>YKExitMutex</li> </ul>	<ul> <li>YKSemPost</li> </ul>		
– YKEnterISR	<ul> <li>YKQCreate</li> </ul>		
– YKExitISR	<ul> <li>YKQPend</li> </ul>		
-	– YKQPost		

Reentrancy in YAK						
• Which	of these YAK kernel fund	ctions must be reentrant?				
_	YKNewTask	- YKScheduler				
-	YKDelayTask	- YKDispatcher				
-	YKInitialize	<ul> <li>YKTickHandler</li> </ul>				
-	YKRun	<ul> <li>YKSemCreate</li> </ul>				
-	YKEnterMutex	– YKSemPend				
-	YKExitMutex	– YKSemPost				
-	YKEnterISR	- YKQCreate				
-	YKExitISR	- YKQPend				
		- YKQPost				
CJ Archibald			425 F19 5:64			



#### Midterm #1


- In class, closed book, no calculators.
  - 1 page front and back
  - Some true/false, short answer, multiple choice, circle all correct, etc.
- Recommendations: how to prepare
  - Study midterm #1 and solution from F18 on class webpage
  - Review text, paying careful attention to definitions
  - Review slides on material not directly covered in text
  - Review YAK specs, application code from labs
  - Review C topics (from HW, class discussion)
  - Review your design notes and code for your kernel
  - Review case study (Athens Affair)
- Study list of review topics on class webpage

#### Midterm #1 review topics

#### · Book and lecture topics

- design issues in embedded real-time systems
- critical performance issues in embedded real-time systems
- memory address space conventions, RAM and ROM watchdog timers
- interrupt mechanisms, hardware and software
- saving and restoring context
- the shared data problem
- atomicity and critical sections
- interrupt latency
- alternatives to disabling interrupts
- software architectures: alternatives and tradeoffs
- round robin or polled-loop architecturesround robin with interrupts
- function-queue scheduling
  real-time operating system

# Midterm #1 review topics



## · Book and lecture topics (continued)

- deadlock, livelock, starvation
  - priority inversion, priority inheritance
  - context switching, saving, restoring
  - role and functionality of dispatcher
  - challenges of designing and debugging real-time system code


Midterm #1 review topics


- Lab and HW basics
- essential C topics
  - implementation of C constructs in assembly
  - stacks, stack frames, conventions in compiled C code
  - make files
- ISR essentials
- YAK functions and conventions
- saving, restoring context in YAK


#### Midterm #1 review topics • Lab and HW basics (continued) 8086-based tools (compiler, assembler): general usage emu86 simulator: usage, debugging features conventions in compiled C: stack frames, parameters, return values 8086 instructions, operations · enabling, disabling interrupts (IMR and flag register) · CPU actions on interrupt, iret · interrupt jump table · supporting nested interrupts · Additional reading: case study Operational details of underlying technology - Facts of specific case study (what happened and why important) Implications (technological, social, political, etc.) D.


#### Exam issues: clarity


- Be precise in your language on essay and short answer questions
  - Can a task "interrupt" another task?
  - Can a task "block" another task?
  - Is task function ever "called"?
  - Is ISR ever "called"?
  - Is it "deadlock" if a (possibly buggy) task holds a semaphore too long or never gives it up?
  - Is "code" interchangeable with "global variables"?
  - · Example: "Don't use code non-atomically.
  - Are variables "controlled" by semaphores?
- Careful writing is always important

















# Problem 5.1


Consider a system that controls traffic lights at a major intersection. It reads from sensors that notice the presence of cars and pedestrians, it has a timer, and it turns the lights red and green appropriately. What [software] architecture might you use for such a system? Why? What other information, if any, might influence your decision?

425 F19 5:79









int illoaues[100]; int ilload = 0; / place to add next item 1/ int iTail = 0; / place to read next item 1/ void interrupt SourceInterrupt(void) { / if ((Head+1 == Tail)) ((Head == 9 & 8. Tail == 0)) { / if ((Head+1 == 100)) { / if (Tail == 100) if (Tail == 0; } [Oueue[Head] = Intervalue; ++iHead; if ((Head==100)) if (Head== 0; } }
<pre>void SinkTask(void) {</pre>
Cu Archibald 425 F19

	<pre>int iClowout[100]; int iTell = 0; // place to add next item '/ int iTell = 0; // place to read next item '/ void interrupt SourceInterrupt(void) { if ((IHead +1 == Tai))    (IHead == 99 &amp;&amp; ITail == 0)) { / if queue is full, overwrite oldest '/ ++ITail; if ((ITail == 10)) ( Tail = 0;</pre>	Problem 4.6: where is "very nasty bug"? Code from Figure 4.18 In previous version, head was modified only in ISR, tail only modified in main.
	}  Queue[iHead] = !/next value; ++iHead; if (iHead==100) iHead = 0;	Here, ISR can modify both head and tail.
	/ void SinkTask(void) { int IValue; while (TRUE) if (Trail = iHead) { // if (queue has entry, process it */ IValue = Queue[Tail]; ++TTail; if (Tail == 100) Tail = 0: 	Possible scenario Queue is full, iHead=98, iTail=99 Task executes ++iTail (so iTail=100) Back-to-back interrupts occur Start of first: iHead=98, iTail=100 End of first: iHead=99, iTail=100 End of second: iHead=0, iTail=101 'ITail is never reset, increases w/o limit
<b>6</b>	I Tall = 0; !! Do something with iValue; } } Curchbaid	425 F19 5.85