## Chapters 2 & 3

425 F19 21

# A review of hardware essentials Most of you have seen this material in other classes Still worth a careful read: may give you new insight

**5**0.

• We'll touch briefly on a few topics of interest

## Chapters 2, 3: bits and pieces

#### • Consider variety of memory technologies

Technology	Read Speed	Write Speed	Write Times
ROM (masked)	Fast	N/A	0
PROM	Fast	N/A	1
EPROM	Fast	N/A	Many
EEROM	Slow	Slow	Millions
Flash	Fast	Slow	~100,000+
RAM	Very fast	Very fast	Infinite







#### Every copy of the hardware costs money.

- In high volume, eliminating a 25 cent part can be a big deal.
- Every part
  - takes up space, and space is at a premium.
  - requires <u>power</u>, adding to battery load or increasing size and cost of power supply.
  - generates heat; eventually you need a fan, or larger fan.
- In general, faster components cost more, use more power, and generate more heat.
  - Hence, clever software is often a better way to make a product fast.

Using C Real-time programmers must be masters of their compilers. That is, at all times you must know what assembly language code will be output for a given high-order language statement. Phillip A. Laplante Music for y language mean the limits of my world. Ludwig Wittgenstein • C is widely used in embedded systems, but can be tricky. • Important to have thorough understanding of the constructs you use. • Lots of C in ECEn 330; let's review pointers. • You will use them in your RTOS.















425 F19 2:13









## What can cause an interrupt?

- · Anything that system designer wires to interrupt pins
- Example events:
  - UART receives new char
  - Disk controller has completed read of data block
  - Sensor reports change in data value
  - User presses a button or key
  - Timer expires
  - Power failure
  - Fault or error detected in system, either
  - External to CPU (hardware specific)Internal to CPU (exceptions)

60.

## The pros and cons

- Response to events can be fast, predictable
- Even when CPU is busy running something else
- Tasks can sleep (taking no CPU time) until they need to run
- It is easy to get interrupt code wrong
  - Simpler alternative: polling (testing for events at regular intervals)

425 E19 2:2

- For simple embedded applications, polling is often good enough
- Harder to balance computation and responsiveness with polling

## Interrupts: key to responsiveness

- Essentially all processors support interrupts
- Our focus this semester:
  - Systems with challenging response-time constraints
     Getting the right answer is important, but it must be delivered in time to use it
- Definition I: "A *real-time* system is one whose logical correctness is based on both the correctness of the outputs and their timeliness."
- Are there computer systems in which timeliness is <u>not</u> important?
  - Implication: timely response is *critical*There is more at stake than merely disappointing the user

<image>





## Our focus

- · ECEn 425 objective is a hard real-time system
  - Implication: deadlines must be met!
  - Our interest: how are these systems designed and implemented?

#### · Motivation:

**60**...

- These are the most challenging real-time systems
- If we can build hard real-time systems, we can certainly build systems with less strict requirements

## Interrupts

#### Observations:

- Interrupts are critical in systems with multiple tasks, hard deadlines
- The interrupt mechanism is a nifty collaboration between hardware and software; both play crucial roles

425 E19 2:2

425 E19 21

- · Understanding the operational details is an essential part of computer system literacy
- · Let's start here:
  - What does processor do when interrupt is asserted?

60





#### Delay in responding

- Finish current instruction: how long can this take?
- How long might specific interrupt be masked, or all interrupts disabled?
- Saving state
  - ISR is similar to hardware induced function call
- Similar actions: save return address, jump to new location
- Key difference: interrupt can occur at any point, so all registers must be saved
- · Finding correct ISR to run
- Typically achieved by accessing interrupt vector table
- A table of ISR starting addresses stored in memory at fixed location
  - · Correct entry found by using interrupt number/level as index

















## Interrupt nesting

- Ensures timely response to the most important events
  - Worst case response time for highest priority interrupt depends on longest code section with interrupts disabled
  - Worst case response time for interrupts at other priority levels includes service time for higher priority interrupts
- What is required to make nesting work?
  - Full context must be saved at each level, including return address
  - Higher priority interrupts must be enabled, other interrupts disabled
    - PIC handles details of <u>masking</u> interrupts with lower priority
    - ISR must enable interrupts, since hardware disables them before ISR runs
- A bit trickier to write ISRs, handlers that can be interrupted - The interrupt code you write must support nesting
- 60....

### 8086 Interrupt Summary

- When 8086 detects an IRQ it
- suspends execution of current task,
  - saves the return address (including segment) and flags, and
- jumps to an interrupt service routine.
- In turn, the ISR
  - saves remaining context and does some housekeeping,
  - does what needs to be done to respond to the interrupt (in our case by
  - calling a C function), and then - restores saved context and returns to the code that was interrupted.
  - restores saved context and returns to the code that was interrupted

425 E19 2:38

425 E19 2:4

425 F19 2:3

## Which registers to save?

- Why not just save registers that interrupt code will use?
  - Complication: what if handler (C code) is modified?
  - · With changes, different registers might be used
  - Future complication: may run a different task on return from ISR
  - Safest strategy: save all registers
- Mistakes here can cause bizarre, irreproducible errors
  - Your ISRs must save all registers except: {CS, IP, flags, SP, SS}
  - Your ISRs need not save PIC registers: {IMR, ISR, IRR}

#### 

Lab 3 overview

· A lengthy task is busy computing and printing prime numbers

This code is given to you

Lab 3 assignment

In assembly code, write an ISR for each of the 3 interrupts

Edit clib.s to add labels for your ISRs (adding them to interrupt vector table)

In C, write an interrupt handler for each of the 3 interrupts

In general, each ISR will

save state,

call the appropriate handler (a C function), and then

restore state and return.

- Remember general philosophy in this class:
  - Do everything you can do in C
  - Use assembly only when you must (because you can't do it in C)



## Lab 3: nested interrupts

- · How can we verify that interrupt nesting works? - Interrupt handling is much faster than our reaction time
- Our solution for this lab only:

**60**...

- Special actions required for "delay" key ('d'):
  - · Handler spins in loop, incrementing local variable 5000 times
  - · Length ensures that timer tick will occur during delay
- Your output must confirm that a nested interrupt occurred

Lab 3: sample output				
to the stand	TICK 22			
task output	2467 2473 2477 2503			
	2521 2531 2539			
normal tick	TICK 24			
	2543 2549 2551			
	2557 2579 2591 2593 2609 2617 2621 2633 2647			
	KEYPRESS (8) IGNORED			
	2657			
	2659 2663 2671 2677 2683 2687 2689			
normai keypress	KEYPRESS (k) IGNORED			
	2693 2699 2707			
	2711 2713 2719 2729 2731 2741 2749 2753			
	KEYPRESS (j) IGNORED			
	2767 2777			
	2789 2791 2797 2801 2803 2809 2819 2833 2837 2843			
	2851 2857 2861			
	TICK 26			
	2879 2887 2897 2903 2909 2917 2927			
	2939 2953 2957			
	TICK 27			
nested interrupts $\prec$	TICK 28			
10 M	DELAY COMPLETE			
620	2963 2969 2971			
CJ Archibald	TICK 29	425 F19 2:44		

## Lab 3 output

- · Make your output matches the format on previous slide
  - Background task prints prime numbers as they are discovered
  - Numbers are interleaved with output from your interrupt handlers
- For clarity, put your messages on line by themselves · After each interrupt, control passes back to prime number generator
- · Requirements (TA will stress-test!):
  - Code (task + ISRs) must not crash or hang, regardless of frequency of
  - keypresses
    - Code must work with a tick interrupt every 500 instructions • Much faster than normal frequency (tick per 10,000 instructions)!

425 F19 2:43

## Labs 4-8

- · All future labs will use ISRs: understand them!
- You will make slight modifications to your Lab 3 ISRs
- In an RTOS, ISRs need to do a few more things
- · Lab 3 is a good starting point, but the complexity ramps up quickly... - Challenges
- · Design and encoding of multiple tasks
  - · Avoiding shared data problems
  - · Executing multiple tasks switching contexts

  - · Coding functions to support communication, synchronization between tasks, ISRs

## Section 4.2: Common questions

- How is the ISR found for a given interrupt?
- Can the CPU be interrupted in the middle of an instruction?
- · If two or more interrupts happen at the same time, what does the
- hardware do?
- Can interrupts be nested?
- · What happens if an interrupt is asserted and interrupts are disabled or that particular interrupt is masked?
- · What happens if you forget to re-enable interrupts?
- · What if you enable interrupts when already enabled, or disable when already disabled?

## Common questions cont.

- What is state of IF and IMR when simulator starts up? •
  - Does this reflect real hardware?
- Can ISRs be written in C?
- How, where does an ISR save context?
- Must all registers be saved?
- How are contexts saved with nested ISRs? How will they be restored?
- What happens if you forget to save a particular register? .
- · How can you disable and enable interrupts in C code?
- What's the purpose of a nonmaskable interrupt?

**6**.

425 E19 2:4